Force Makefile to execute script after building any target (just before exiting)

Question

I'd like to execute a shell command when make exits, regardless of whatever target it built. Seems like make doesn't have a way to do this directly. However, here's an example of having make execute a shell command upon startup, regardless of the target:

Force Makefile to execute script before building targets

Is there any similar hack have make execute a shell command once just before exiting? I could put the command at the bottom of every target, but a) it would get executed multiple times, and b) that is ugly and difficult to manage.

I need to mark a shared resource as released when exiting the make process (I mark it as busy when the makefile starts by using the approach shown in the link in my question). — PonyEars, Dec 21 '13 at 08:59

MadScientist · Accepted Answer · 2013-12-15T05:21:13.063

4

As janos says, there is no facility built into make to do it. You can use a wrapper such as he suggests. You an also, if you're willing to live with some amount of "bleah", push that into your makefile using recursion. It would look something like this, perhaps:

ifdef RECURSING

    ... normal makefile goes here ...

else

.DEFAULT all:
        @$(MAKE) RECURSING=true $@ ; r=$$? ; \
         <extra shell command here>; \
         exit $$r

endif

edited Dec 15 '13 at 05:21

answered Dec 14 '13 at 15:53

MadScientist

92,819
9
109
136

Thanks, I like this approach the best because I can simply type make without having to remember to execute a script instead. – PonyEars Dec 15 '13 at 00:19
One question: I notice that I'm forced to type 'make all' with this instead of just being able to type 'make'. Is there a way to fix this? – PonyEars Dec 15 '13 at 00:46
Excellent, thanks! The gnu make documentation on .DEFAULT was a bit difficult to read, but I understand it now. – PonyEars Dec 15 '13 at 09:57

score 3 · Answer 2 · answered Dec 14 '13 at 19:27

You could use two makefiles, one of which calls the other. For example

wrapper.mk:

foo bar:
        make -f other.mk $@
        @echo finished
.PHONY: foo bar

other.mk:

foo bar:
        @echo Building $@

Then running "make -f wrapper.mk foo", wrapper.mk runs other.mk to build foo. The .PHONY target means that the targets will be passed to other.mk for consideration everytime regardless of whether the files exist or not.

This requires listing all your targets in wrapper.mk - there may be ways round this using default rules or match-anything rules.

I would add that the shell script wrapper solution is simpler and less likely to break, though. — Gavin Smith, Dec 14 '13 at 19:27

janos · Answer 3 · 2019-10-13T04:43:22.113

2

You could create a wrapper script that simply passes all arguments to make and then runs the custom action you want:

#!/bin/sh
make "$@" && ./custom_script.sh

edited Oct 13 '19 at 04:43

answered Dec 14 '13 at 10:20

janos

120,954
29
226
236

1

It might be possible to use a wrapper makefile instead of a wrapper shell script. This is like MadScientist's answer except there would be two makefiles instead of one. – Gavin Smith Dec 14 '13 at 19:10
Thanks, this is the hack I'd been using, but the downside is, one would have to remember to call the wrapper. – PonyEars Dec 15 '13 at 00:41

Evandro Coan · Answer 4 · 2019-10-13T19:53:15.197

Combining @Gavin Smith and @MadScientist answers with these other questions:

I built this:

Makefile

ECHOCMD:=/bin/echo -e
SHELL := /bin/bash

define DEFAULTTARGET :=
    printf 'Calling makerules.mk "%s"\n\n' "${MAKECMDGOALS}"
    make -f makerules.mk ${MAKECMDGOALS}

    printf '\n'
    printf 'Running something after all rules finished\n'
endef

%:
    @:
#   printf 'IS_MAKEFILE_RUNNING_TARGETS="%s"\n' "${IS_MAKEFILE_RUNNING_TARGETS}"

    $(if ${IS_MAKEFILE_RUNNING_TARGETS},,${DEFAULTTARGET})
    $(eval IS_MAKEFILE_RUNNING_TARGETS=1)

all:
    @:
#   printf 'IS_MAKEFILE_RUNNING_TARGETS="%s"\n' "${IS_MAKEFILE_RUNNING_TARGETS}"

    $(if ${IS_MAKEFILE_RUNNING_TARGETS},,${DEFAULTTARGET})
    $(eval IS_MAKEFILE_RUNNING_TARGETS=1)

makerules.mk

all:
    printf 'Calling my all rule\n'

foo:
    printf 'Calling my foo rule\n'

bar:
    printf 'Calling my bar rule\n'

xyzzy:
    printf 'Calling my xyzzy rule\n'

Usage examples:

make

printf 'Calling makerules.mk "%s"\n\n' ""
Calling makerules.mk ""

make -f makerules.mk
make[1]: Entering directory '/cygdrive/d/User/Downloads'
printf 'Calling my all rule\n'
Calling my all rule
make[1]: Leaving directory '/cygdrive/d/User/Downloads'
printf '\n'

printf 'Running something after all rules finished\n'
Running something after all rules finished

make all

printf 'Calling makerules.mk "%s"\n\n' "all"
Calling makerules.mk "all"

make -f makerules.mk all
make[1]: Entering directory '/cygdrive/d/User/Downloads'
printf 'Calling my all rule\n'
Calling my all rule
make[1]: Leaving directory '/cygdrive/d/User/Downloads'
printf '\n'

printf 'Running something after all rules finished\n'
Running something after all rules finished

make all foo

printf 'Calling makerules.mk "%s"\n\n' "all foo"
Calling makerules.mk "all foo"

make -f makerules.mk all foo
make[1]: Entering directory '/cygdrive/d/User/Downloads'
printf 'Calling my all rule\n'
Calling my all rule
printf 'Calling my foo rule\n'
Calling my foo rule
make[1]: Leaving directory '/cygdrive/d/User/Downloads'
printf '\n'

printf 'Running something after all rules finished\n'
Running something after all rules finished

make all foo bar

printf 'Calling makerules.mk "%s"\n\n' "all foo bar"
Calling makerules.mk "all foo bar"

make -f makerules.mk all foo bar
make[1]: Entering directory '/cygdrive/d/User/Downloads'
printf 'Calling my all rule\n'
Calling my all rule
printf 'Calling my foo rule\n'
Calling my foo rule
printf 'Calling my bar rule\n'
Calling my bar rule
make[1]: Leaving directory '/cygdrive/d/User/Downloads'
printf '\n'

printf 'Running something after all rules finished\n'
Running something after all rules finished

make all foo bar xyzzy

printf 'Calling makerules.mk "%s"\n\n' "all foo bar xyzzy"
Calling makerules.mk "all foo bar xyzzy"

make -f makerules.mk all foo bar xyzzy
make[1]: Entering directory '/cygdrive/d/User/Downloads'
printf 'Calling my all rule\n'
Calling my all rule
printf 'Calling my foo rule\n'
Calling my foo rule
printf 'Calling my bar rule\n'
Calling my bar rule
printf 'Calling my xyzzy rule\n'
Calling my xyzzy rule
make[1]: Leaving directory '/cygdrive/d/User/Downloads'
printf '\n'

printf 'Running something after all rules finished\n'
Running something after all rules finished

Update

This is the same as the above, but now you have everything in a single Makefile:

Getting the name of the makefile from the makefile

Makefile

ECHOCMD:=/bin/echo -e
SHELL := /bin/bash


ifeq (${IS_MAKEFILE_RUNNING_TARGETS},)

MAKEFILE_JUSTNAME := $(firstword ${MAKEFILE_LIST})

define DEFAULTTARGET :=
    printf 'Calling "%s" "%s"\n\n' "${MAKEFILE_JUSTNAME}" "${MAKECMDGOALS}"
    make -f ${MAKEFILE_JUSTNAME} ${MAKECMDGOALS}

    printf '\n'
    printf 'Running something after all rules finished\n'
endef

%:
    @:
#   printf 'IS_MAKEFILE_RUNNING_TARGETS="%s"\n' "${IS_MAKEFILE_RUNNING_TARGETS}"

    $(if ${IS_MAKEFILE_RUNNING_TARGETS},,${DEFAULTTARGET})
    $(eval export IS_MAKEFILE_RUNNING_TARGETS=1)

all:
    @:
#   printf 'IS_MAKEFILE_RUNNING_TARGETS="%s"\n' "${IS_MAKEFILE_RUNNING_TARGETS}"

    $(if ${IS_MAKEFILE_RUNNING_TARGETS},,${DEFAULTTARGET})
    $(eval export IS_MAKEFILE_RUNNING_TARGETS=1)



else

all:
    printf 'Calling my all rule\n'

foo:
    printf 'Calling my foo rule\n'

bar:
    printf 'Calling my bar rule\n'

xyzzy:
    printf 'Calling my xyzzy rule\n'


endif

Force Makefile to execute script after building any target (just before exiting)

4 Answers4

Update

Linked