I am an RTL designer working on FPGAs for past 3 years and have knowledge on verilog and System verilog synthesizable constructs and basic protocols in embedded systems like PCIe,SPI,I2C,UART,PMBUS and SMBUS . currently working as memory controller design engineer in xilinx india.