Consider a simple system with PS (Processor system) with enabled AXI3 Master, connected to AXI4 Interconnect connected to BRAM Controller that has access to BRAM memory.
What is the meaning of AXI Narrow Bursts? How do i define or consider what is narrow burst? Can i control whether I want a narrow burst or not?