Questions tagged [system-on-chip]

For question directly about programming 'system-on-chip' or writing 'hardware description language' code for these systems.

A 'system-on-chip' is just as the name says. The entire (or almost) system is on a single chip. Mass storage and RAM maybe separate or integrated. Use the tag for question directly related to a 'system-on-chip' and not just because your issue is incidentally occurring on such a platform.

See: System-on-Chip at Wikipedia.
Related: , , ,

Do not use the tag , it is very ambiguous.

25 questions
5
votes
7 answers

C Random Number Generation (pure C code, no libraries or functions)

I need to generate some random numbers in C for testing and debugging the system. The system is a custom hardware (SoC) with a limited set of functions so I can only use basic mathematical operations. And no, I can't use random number generators in…
Tring
  • 359
  • 2
  • 5
  • 16
4
votes
3 answers

How to retrieve SoC model name of an android device?

How to retrieve SoC model name of an android device? E.g. Qualcomm MSM 8974 HAMMERHEAD (Flattened Device Tree) for Nexus 5. (E.g. CPU-Z app shows this info.)
Tamas
  • 3,254
  • 4
  • 29
  • 51
3
votes
3 answers

Balanced processor/SOC (?) for small embedded system running linux

So, I know Linux kernel is quite "heavy" when considering lower scale embedded systems, but currently but we're a 2 man team trying to see how to create our own embedded system. I'm the one in charge of all software (the other guy is a HW guy), and…
julumme
  • 2,326
  • 2
  • 25
  • 38
2
votes
1 answer

Linux Toolchain for TI CCXXXX SoC Chips

I am trying to do a project using TI CC2510 wireless SoC chips, but I want to use Linux to load my C code onto the devices. I don't want to buy Windows just for my development purposes. Does anyone know if this can be done? If so, once I compile to…
Doughy
  • 4,115
  • 6
  • 36
  • 39
2
votes
3 answers

Can I use LDREX/STREX to implement a spin lock without enabling SCU in a multicore ARM Cortex-A9 SoC?

I know this might be a strange usage. I just want to know if I can use LDREX/STREX with SCU disabled. I am using a dual-core Cortext-A9 SoC. The two cores are running in an AMP mode: each core has its own OS. Although memory controller is shared…
yelInv
  • 23
  • 6
2
votes
1 answer

Configuring I2C and I2S in ALSA ASoC

I am working with a BeagleBoard running Linux 3.0.63, and I am trying to get the I2C and I2S interfaces to work, with the end goal of playing a .wav file on the beagleboard and having the I2C and I2S set up correctly. I am currently stuck on setting…
SwimBikeRun
  • 4,192
  • 11
  • 49
  • 85
2
votes
2 answers

Prefered HDL instantiation hierarchy for a SoC

Say you are implementing a simple SoC with a cpu, ram, rom, and a mmu to map the ram and rom into the cpu's address space. When instantiating the different components would it make more sense to do: ram and rom are instantiated inside the mmu top …
bear24rw
  • 4,367
  • 2
  • 20
  • 10
1
vote
2 answers

Do all Bluetooth LE devices implement the HCI interface?

Recently I am studying things related to Bluetooth Low Energy. I understand that the BLE stack can be split into Application, Host and Controller layers. Host and Controller layers can communication with each other via the HCI interface. My question…
AminoACID
  • 31
  • 4
1
vote
0 answers

Can we add a new arbiter in Gem5 simulator (Garnet 2.0)

i would like to develop a new router arbiter. Can GEM5 (Garnet2.0) simulator accept a new arbiter. i know that it implements Round Robin arbiter. Thanks
1
vote
1 answer

Nordic nRF51822 + Nordic IoT SDK

Nordic released an IoT SDK for some platforms (including the nordic nRF51822 BLE SoC) that allows developers to directly connect BLE devices to the internet (with IPv6 over BLE) using a BLE enabled computer or router as a gateway (the Raspberry Pi…
John Blackberry
  • 1,254
  • 1
  • 9
  • 12
1
vote
2 answers

Accessing Platform Device from Userpace

From a general standpoint, I am trying to figure out how to access a platform device from userspace. To be more specific, I have a EMIF controller on and SoC of which I have added to my device tree and I believe it is correctly bound to a…
1
vote
1 answer

Libero soc & ide for windows 7 x32

I tried more than once to install Microsemi libero (http://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc) but i always get an error, is libero is just used for x64 OS? I read in the device support that it can work…
Jihed Jaouabi
  • 194
  • 1
  • 13
0
votes
0 answers

OMAP acronym of "Open Multimedia Application Platform": and what's the meaning of DART?

Silly question: I'm wondering what's the meaning of DART (used for Variscite SoM board)?
LittleSaints
  • 391
  • 1
  • 6
  • 19
0
votes
0 answers

Compilers for mpSoC

I am currently studying/working on arm processors and I came across their big.LITTLE architecture that uses Multiple processors for more efficiency I've worked with compilers too and I was wondering do compilers require added support for such an…
lava_07
  • 83
  • 1
  • 7
0
votes
1 answer

example extending LEON SOC with custom peripheral, AMBA AHB slave

Has anyone here extended LEON3 softcore with custom hw? I'm looking for basic example how to add custom peripheral to AMBA AHB bus
laki
  • 3
  • 2
1
2