Questions tagged [lattice-diamond]

Lattice Diamond is Lattice synthesis tool for newer devices.

Lattice Diamond is Lattice synthesis tool for newer devices.

47 questions
6
votes
2 answers

Lattice ICE5LP4K FPGA: How to add HFOSC to user vhdl

I'm having trouble using the internal oscillator for the Lattice ICE5LP4K. Per the iCE40 Oscillator Usage Guide Appendix, the code in verilog should look like this: SB_HFOSC OSCInst0 ( .CLKHF_EN(ENCLKHF), …
Rob
  • 121
  • 1
  • 7
4
votes
2 answers

Converting VHDL logic vectors to user-defined strings for simulation

I'm using active-hdl to simulate my FPGA designs and I'd like to know if it's possible to use dynamically generated strings to represent my signals in the simulator. For example, let's say I have a 4-bit std_logic_vector containing an op-code, I'd…
Mark Feldman
  • 15,731
  • 3
  • 31
  • 58
3
votes
0 answers

Specifying constraints in lattice fpga

I'm working on a project involving Lattice XP2-30E FPGA and analog to digital converter AD9238. Propagation delay from CLK to DATA of the ad converter are specified in the datasheet as: t_pd_ad_min=2ns t_pd_ad_max=6ns. Additionally, the board…
ercegovac
  • 131
  • 4
3
votes
1 answer

Lattice Diamond command line tool doesn't know 'synthesis' command

I have a (free) Lattice Diamond 3.7 installation on Windows 7 and I would like to run synthesis jobs from command line. I generated a *.prj file containing all relevant command line options, like part, toplevel and all source files. Then I started…
Paebbels
  • 15,573
  • 13
  • 70
  • 139
2
votes
0 answers

Security Program feature in Lattice Diamond

I would like to use the security features in Lattice FPGA (Machxo3) and is currently stuck with Security Program Password feature. There are two options: security program password key security program password key with lock Conversation with…
akronymph
  • 21
  • 2
2
votes
1 answer

GHDL, Precompile Vendor Primitives and Cocotb

I have a design where I use an IP module generated by Lattice Diamond. This uses the Macxo3l library which is shipped with diamond as a vendor library. Using GHDL I can compile the design including this library using the instructions from…
kayakist
  • 21
  • 3
2
votes
3 answers

Lattice Diamond shows Synthesis exit by 9

Why does Lattice Diamond shows Error 9 on a new project when compiling? Error output is: Details: CCU2B: 40 FD1P3AX: 30 FD1P3AY: 8 FD1P3IX: 7 FD1S3AX: 52 FD1S3IX: 3 GSR: 1 IB: …
stacks
  • 221
  • 3
  • 13
2
votes
0 answers

using UART in VHDL

I'm trying to use UART communication with a Lattice machox3 and a ft232R. I am trying to use the VHDL file I found on eewiki(Here). For some reason I am not being able to get tx to work when I simulate it. what am I doing wrong? Is there a simple…
user169808
  • 503
  • 1
  • 6
  • 27
2
votes
1 answer

Mutiple VHDL files in a Lattice Diamond project

I have an FPGA project with multiple VHDL files (all compile with no errors), written in Lattice's Diamond software. The problem is when I go to assign pins all I see is the inputs and outputs of one VHDL file. If I delete that file, I see another,…
user169808
  • 503
  • 1
  • 6
  • 27
2
votes
0 answers

VHDL: IDE stripping out "unused" ports/nets

I'm using Lattice Diamond 3.6 The issue I'm having is that I have my code set up to take a bunch of inputs from point A, debounce them, and then forward them to and output at B. Then, it also takes inputs from B, debounces them, and sends them to A.…
T_Poda
  • 51
  • 1
  • 3
2
votes
0 answers

How can I pass a string to my VHDL top-level entity as a generic parameter when using Lattice Synthesis Engine (LSE)?

I'm new to Lattice Diamond, but I have experience with Xilinx ISE, Vivado and Quartus :). I found - like in Xilinx ISE - that Lattice Synthesis Engine (LSE) supports generic parameters for the top-level entity. (right-click "impl1" -> Properties =>…
Paebbels
  • 15,573
  • 13
  • 70
  • 139
2
votes
2 answers

Lattice Diamond: Setting up a clock

I'm working on learning Verilog and working with CPLDs and I'm stuck. The code I wrote toggles an LED, but I keep getting warnings during synthesis. //toggles LED on and off after 1000000 clock cycles module LEDON( LED, clk ); output LED; reg…
Ben Elo
  • 73
  • 1
  • 11
1
vote
0 answers

How to include another file through LPF file in Lattice Diamond tool?

In Lattice Diamond FPGA synthesis tool, pin placement is specified through a LPF (extension .lpf) file. However, only a single LPF file can be active at a time. Is it possible to include another LPF file through the active LPF file, so the LPF file…
EquipDev
  • 5,573
  • 10
  • 37
  • 63
1
vote
0 answers

Programming machxO2 from Linux

I want to program a machxO2 CPLD. There is a driver in the kernel called "machxo2-spi". This driver contains the logic on how to program the machxO2. I successfully have it loaded and everything. I've tried to program using the driver and I can see…
1
vote
1 answer

How to use the internal oscillator in an FPGA (Lattice MachXO3)?

I'm trying to make a Blink-LED program for a Lattice MachXO3L breakout board. I believe I have the internal-oscillator set up, I just don't know how to connect to its output and make use of it, I get errors when I try. This is on a breakout board…
mr danker
  • 43
  • 4
1
2 3 4